Architecting to Achieve a Billion Requests Per Second Throughput on a Single Key-Value Store Server Platform

<u>Sheng Li</u>¹, Hyeontaek Lim², Victor W. Lee¹, Jung Ho Ahn³, Anuj Kalia², Michael Kaminsky¹, David G. Andersen², Seongil O³, Sukhan Lee³, Pradeep Dubey¹

¹Intel Labs, ²Carnegie Mellon University, ³Seoul National University

Important and challenging In-memory Key-value Stores

In-memory distributed key-value store

- Critical data caching/serving layer in cloud/datacenter infrastructure
- Low-latency, high-throughput, simple hash-table-like interface, at scale Red hot research in two directions
- Hardware/FPGA acceleration, w/ stock software
- Software centric research, w/ stock hardware

NETFLIX

in



EV cache





Record-setting Performance & Energy Efficiency



Best energy efficiency among all systems (FPGA, ARM, and GPU)

We are No.1 We are not done The pursuit of another 10X speedup



Quad-socket with 60 3-issue cores, 750KB L2 cache/core, 300GbE per socket, with flow-director and DDIO

Full-stack architecting as the key enabler

- Optimized MICA
- Manycore based, whole system optimized, balanced platform

Conclusions

Understanding the essence of key-value stores

Achieving <u>120 Million requests/second (RPS) on</u> commodity hardware

Architecting a near future KVS platform achieving <u>1 Billion RPS and beyond</u>

Great collaboration between Intel Labs/ISTC-CC/SNU

- Published in ISCA' 2015
- Honored by being fast-tracked to ACM TOCS
- Strong interests from IL, DCG, and SSG to push forward