Some New Ideas in Memory System Design for Data-Intensive Computing

Onur Mutlu onur@cmu.edu

September 4, 2014

ISTC-CC Retreat



SAFARI

Some New Ideas (This Year)

- Specialization
 - Heterogeneous Reliability Memory [DSN 2014]
 - Heterogeneous Block Architecture [ICCD 2014]
- Persistent Memory
 - Loose Ordering Consistency for Persistent Memory [ICCD 2014]
 - Transparent Consistency for Persistent/Hybrid Memory [in progress]
- Memory Reliability/Security
 - Row Hammer Problem in DRAM [ISCA 2014]
 - Neighbor-Cell Assisted Error Correction in Flash [SIGMETRICS 2014]
 - Error Mitigation for Intermittent DRAM Failures [SIGMETRICS 2014]
- Memory Performance
 - The Dirty-Block Index [ISCA 2014]
 - DRAM Refresh-Access Parallelization [HPCA 2014]
 - The Blacklisting Memory Scheduler [ICCD 2014]
 - Exploiting Read-Write Disparity in Caches [HPCA 2014]

SAFARI

Memory Reliability Trends

- Memory is becoming less reliable as its density increases with technology scaling
 - Reduced retention times
 - Increased vulnerability to disturbance
 - New error types (e.g., due to inter-cell interference)

• ...

Maintaining reliability is expensive in terms of

- Energy
- Performance
- Cost (TCO)

- DRAM technology scaling has provided many benefits
 - Higher capacity
 - Lower cost
 - Reasonable energy
- DRAM scaling is becoming difficult due to reduced reliability
 - ITRS projects DRAM will not scale easily below X nm

The DRAM Scaling Problem

- DRAM stores charge in a capacitor (charge-based memory)
 - Capacitor must be large enough for reliable sensing
 - Access transistor should be large enough for low leakage and high retention time
 - Scaling beyond 40-35nm (2013) is challenging [ITRS, 2009]



DRAM capacity, cost, and energy/power hard to scale

The DRAM Scaling Problem

- DRAM scaling has become a real problem the system should be concerned about
 - And, maybe embrace

Flipping Bits in Memory Without Accessing Them

DRAM Disturbance Errors

Yoongu Kim

Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, Onur Mutlu

Carnegie Mellon SAFARI



An Example of The Scaling Problem



Repeatedly opening and closing a row induces **disturbance errors** in adjacent rows in **most real DRAM chips** [Kim+ ISCA 2014]

Quick Summary

- We <u>expose</u> the *existence* and *prevalence* of disturbance errors in DRAM chips of today
 - 110 of 129 modules are vulnerable
 - Affects modules of 2010 vintage or later
- We <u>characterize</u> the *cause* and *symptoms*
 - Toggling a row accelerates charge leakage in adjacent rows: row-to-row coupling
- We <u>prevent</u> errors using a system-level approach

 Each time a row is closed, we refresh the charge stored in its adjacent rows with a low probability

Experimental Infrastructure (DRAM)



Liu+, "An Experimental Study of Data Retention Behavior in Modern DRAM Devices: Implications for Retention Time Profiling Mechanisms", ISCA 2013.

Khan+, "The Efficacy of Error Mitigation Techniques for DRAM Retention Failures: A Comparative Experimental Study," SIGMETRICS 2014.



SAFARI

Experimental Infrastructure (DRAM)



SAFARI

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

Most DRAM Modules Are at Risk









Up to	Up to	Up to	
1.0×10 ⁷	2.7×10 ⁶	3.3×10 ⁵	
errors	errors	errors	

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.



















Observed Errors in Real Systems

CPU Architecture	Errors	Access-Rate
Intel Haswell (2013)	22.9K	12.3M/sec
Intel Ivy Bridge (2012)	20.7K	11.7M/sec
Intel Sandy Bridge (2011)	16.1K	11.6M/sec
AMD Piledriver (2012)	59	6.1M/sec

- In a more controlled environment, we can induce as many as ten million disturbance errors
- A real reliability & security issue

Kim+, "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors," ISCA 2014.

Security Implications

- Breach of memory protection
 - OS page (4KB) fits inside DRAM row (8KB)
 - Adjacent DRAM row \rightarrow Different OS page
- Vulnerability: disturbance attack
 - By accessing its own page, a program could corrupt pages belonging to another program
- We constructed a proof-of-concept

 Using only user-level instructions

Errors vs. Vintage



All modules from 2012–2013 are vulnerable

Characterization Results

- 1. Most Modules Are at Risk
- 2. Errors vs. Vintage
- 3. Error = Charge Loss
- 4. Adjacency: Aggressor & Victim
- 5. Sensitivity Studies
- 6. Other Results in Paper

Several Potential Solutions

• Make better DRAM chips



Power, Performance

• Sophisticated ECC

Cost, Power

Cost

• Access counters Cost, Power, Complexity

Our Solution

• PARA: <u>Probabilistic Adjacent Row Activation</u>

• Key Idea

– After closing a row, we activate (i.e., refresh) one of its neighbors with a low probability: p = 0.005

• Reliability Guarantee

- When p=0.005, errors in one year: 9.4×10^{-14}
- By adjusting the value of p, we can provide an arbitrarily strong protection against errors

More Information ...

 Yoongu Kim, Ross Daly, Jeremie Kim, Chris Fallin, Ji Hye Lee, Donghyuk Lee, Chris Wilkerson, Konrad Lai, and <u>Onur Mutlu</u>,
 "Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors"
 Proceedings of the <u>41st International Symposium on Computer</u> Architecture (ISCA), Minneapolis, MN, June 2014. <u>Slides (pptx) (pdf)</u> Lightning Session Slides (pptx) (pdf) Source Code and Data

Some New Ideas (This Year)

Specialization

- Heterogeneous Reliability Memory [DSN 2014]
- Heterogeneous Block Architecture [ICCD 2014]
- Persistent Memory
 - Loose Ordering Consistency for Persistent Memory [ICCD 2014]
 - Transparent Consistency for Persistent/Hybrid Memory [in progress]
- Memory Reliability/Security
 - Row Hammer Problem in DRAM [ISCA 2014]
 - Neighbor-Cell Assisted Error Correction in Flash [SIGMETRICS 2014]
 - Error Mitigation for Intermittent DRAM Failures [SIGMETRICS 2014]
- Memory Performance
 - The Dirty-Block Index [ISCA 2014]
 - DRAM Refresh-Access Parallelization [HPCA 2014]
 - The Blacklisting Memory Scheduler [ICCD 2014]
 - Exploiting Read-Write Disparity in Caches [HPCA 2014]

SAFARI

Characterizing Application Memory Error Vulnerability to Optimize Datacenter Cost via Heterogeneous-Reliability Memory

Yixin Luo, Sriram Govindan, Bikash Sharma, Mark Santaniello, Justin Meza, Aman Kansal, Jie Liu, Badriddine Khessib, Kushagra Vaid, Onur Mutlu



Executive Summary

- <u>Problem</u>: Reliable memory hardware increases cost
- <u>Our Goal</u>: Reduce datacenter cost; meet availability target
- <u>Observation</u>: Data-intensive applications' data exhibit a diverse spectrum of tolerance to memory errors
 - Across applications and within an application
 - We characterized 3 modern data-intensive applications
- <u>Our Proposal</u>: Heterogeneous-reliability memory (HRM)
 - Store error-tolerant data in less-reliable lower-cost memory
 - Store error-vulnerable data in more-reliable memory
- <u>Major results</u>:
 - Reduce server hardware cost by 4.7 %
 - Achieve single server availability target of 99.90 %

Outline

- Motivation
- Characterizing application memory error tolerance
- Key observations
 - <u>Observation 1</u>: Memory error tolerance varies across applications and within an application
 - Observation 2: Data can be recovered by software
- •Heterogeneous-Reliability Memory (HRM)
- Evaluation

Outline

Motivation

- Characterizing application memory error tolerance
- Key observations
 - <u>Observation 1</u>: Memory error tolerance varies across applications and within an application
 - <u>Observation 2</u>: Data can be recovered by software
- Heterogeneous-Reliability Memory (HRM)
- Evaluation

Server Memory Cost is High

• Server hardware cost dominates datacenter Total Cost of Ownership (TCO) [Barroso '09]

 As server memory capacity grows, memory cost becomes the most important component of server hardware costs [Kozyrakis '10]



128GB Memory cost ~\$140(per 16GB)×8 = **~\$1120** *



* Numbers in the year of 2014

Memory Reliability is Important

😵 Windows Explorer

Windows Explorer is not responding Windows can check for a solution when you go online. If you restart or close the program, you might lose information.

Close the program

Wait for the program to respond

View problem details



System/app_crash

Your PC ran into a problem and needs to restart. We're just collecting some error info, and then we'll restart for you. (0% complete)

If you'd like to know more, you can search online later for this error: HAL_INITIALIZATION_FAILED

Silent data corruption or incorrect app output 30

Existing Error Mitigation Techniques (I)

• Quality assurance tests increase manufacturing cost



Memory testing cost can be a significant fraction of memory cost as memory capacity grows₁

Existing Error Mitigation Techniques (II)

• Error detection and correction increases system cost

	Technique	Detection	Correction	Added	Added
				capacity	logic
	NoECC	N/A	N/A	0.00%	No
	Parity	1 bit	N/A	1.56%	Low
	SEC-DED	2 bit	1 bit	12.5%	Low
Ĕ	Chipkill	2 chip	1 chip	12.5%	High

Stronger error protection techniques have higher cost

Shortcomings of Existing Approaches

- Uniformly improve memory reliability
 - <u>Observation 1</u>: Memory error tolerance varies across applications and with an application

•*Rely only on hardware-level techniques*

- <u>Observation 2</u>: Once a memory error is detected, most corrupted data can be recovered by software

<u>Goal</u>: Design a new <u>cost-efficient memory system</u> that flexibly matches *memory reliability* with *application memory error tolerance* 33

Outline

Motivation

- Characterizing application memory error tolerance
- Key observations
 - <u>Observation 1</u>: Memory error tolerance varies across applications and within an application
 - <u>Observation 2</u>: Data can be recovered by software
- Heterogeneous-Reliability Memory (HRM)
- Evaluation

Characterization Goal

Quantify application memory error tolerance



Characterization Methodology

•3 modern data-intensive applications

Application	WebSearch	Memcached	GraphLab
Memory footprint	46 GB	35 GB	4 GB

- •3 dominant memory regions
 - Heap dynamically allocated data
 - Stack function parameters and local variables
 - Private private heap managed by user
- Injected a total of 23,718 memory errors using software debuggers (WinDbg and GDB)
- Examined correctness for over 4 billion queries
Outline

Motivation

- Characterizing application memory error tolerance
- Key observations
 - <u>Observation 1</u>: Memory error tolerance varies across applications and within an application
 - Observation 2: Data can be recovered by software
- Heterogeneous-Reliability Memory (HRM)

Evaluation

Observation 1: Memory Error Tolerance Varies Across Applications



Showing results for single-bit soft errors

Results for other memory error types can be found in the paper with similar conclusion ³⁸

Observation 1: Memory Error Tolerance Varies Across Applications



Showing results for single-bit soft errors Results for other memory error types can be found in the paper

<u>Observation 1</u>: Memory Error Tolerance Varies Across Applications and Within an Application



Showing results for WebSearch Results for other workloads can be found in the paper

<u>Observation 1</u>: Memory Error Tolerance Varies Across Applications and Within an Application



Showing results for WebSearch Results for other workloads can be found in the paper

Outline

Motivation

- Characterizing application memory error tolerance
- Key observations
 - <u>Observation 1</u>: Memory error tolerance varies across applications and within an application
 - Observation 2: Data can be recovered by software
- Heterogeneous-Reliability Memory (HRM)

Evaluation

<u>Observation 2</u>: Data Can be Recovered by Software Implicitly and Explicitly

- Implicitly recoverable application intrinsically has a clean copy of the data on disk
- Explicitly recoverable application can create a copy of the data at a low cost (if it has very low write frequency)



Outline

Motivation

- Characterizing application memory error tolerance
- Key observations
 - <u>Observation 1</u>: Memory error tolerance varies across applications and within an application
 - <u>Observation 2</u>: Data can be recovered by software
- •Heterogeneous-Reliability Memory (HRM)
- Evaluation

Exploiting Memory Error Tolerance



- ECC protected
- Well-tested chips

- NoECC or Parity
- Less-tested chips

Heterogeneous-Reliability Memory

Par+R: Parity Detection + Software Recovery



46

Heterogeneous-Reliability Memory



Outline

Motivation

- Characterizing application memory error tolerance
- Key observations
 - <u>Observation 1</u>: Memory error tolerance varies across applications and within an application
 - <u>Observation 2</u>: Data can be recovered by software
- Heterogeneous-Reliability Memory (HRM)
- Evaluation

Evaluated Systems

	Mapping			
Configuration	Private	Неар	Stack	Pros and Cons
	(36 GB)	(9 GB)	(60 MB)	
Typical Server	ECC	ECC	ECC	Reliable but expensive
<u>Consumer PC</u>	NoECC	NoECC	NoECC	Low-cost but unreliable
<u>HRM</u>	Par+R	NoECC	NoECC	Parity only
Less-Tested (L)	NoECC	NoECC	NoECC	Least expensive and reliable
HRM/L	ECC	Par+R	NoECC	Low-cost and reliable HRM



HRM systems

Design Parameters

DRAM/server HW cost [Kozyrakis '10]	30%
NoECC memory cost savings	11.1%
Parity memory cost savings	9.7%
Less-tested memory cost savings	18%±12%
Crash recovery time	10 mins
Par+R flush threshold	5 mins
Errors/server/month [Schroeder '09]	2000
Target single server availability	99.90%

Evaluation Metrics

•Cost

- Memory cost savings
- Server HW cost savings (both compared with <u>Typical Server</u>)

Reliability

- Crashes/server/month
- Single server availability
- # incorrect/million queries

Improving Server HW Cost Savings



Reducing the use of memory error mitigation techniques in part of memory space can save noticeable amount of server HW cost

Achieving Target Availability



HRM systems are flexible to adjust and can achieve availability target

Achieving Acceptable Correctness



HRM systems can achieve acceptable correctness

Evaluation Results



Bigger area means better tradeoff

Other Results and Findings

- Characterization of applications' reactions to memory errors
 Finding: Quick-to-crash vs. periodically incorrect behavior
- Characterization of most common types of memory errors including single-bit soft/hard errors, multi-bit hard errors
 - Finding: More severe errors mainly decrease correctness
- Characterization of how errors are masked
 - Finding: Some memory regions are safer than others
- Discussion about heterogeneous reliability design dimensions, techniques, and their benefits and tradeoffs

Conclusion

- <u>Our Goal</u>: Reduce datacenter cost; meet availability target
- <u>Characterized</u> application-level memory error tolerance of 3 modern data-intensive workloads
- <u>Proposed</u> Heterogeneous-Reliability Memory (HRM)
 - Store error-tolerant data in less-reliable lower-cost memory
 - Store error-vulnerable data in more-reliable memory
- <u>Evaluated</u> example HRM systems
 - Reduce server hardware cost by 4.7 %
 - Achieve single-server availability target 99.90 %

More Information ...

 Yixin Luo, Sriram Govindan, Bikash Sharma, Mark Santaniello, Justin Meza, Aman Kansal, Jie Liu, Badriddine Khessib, Kushagra Vaid, and <u>Onur</u> <u>Mutlu</u>,

"Characterizing Application Memory Error Vulnerability to Optimize Data Center Cost via Heterogeneous-Reliability Memory"

Proceedings of the <u>44th Annual IEEE/IFIP International Conference on</u> <u>Dependable Systems and Networks</u> (**DSN**), Atlanta, GA, June 2014. <u>Slides (pptx) (pdf)</u> Coverage on ZDNet

Some New Ideas (This Year)

Specialization

- Heterogeneous Reliability Memory [DSN 2014]
- Heterogeneous Block Architecture [ICCD 2014]
- Persistent Memory
 - Loose Ordering Consistency for Persistent Memory [ICCD 2014]
 - Transparent Consistency for Persistent/Hybrid Memory [in progress]
- Memory Reliability/Security
 - Row Hammer Problem in DRAM [ISCA 2014]
 - Neighbor-Cell Assisted Error Correction in Flash [SIGMETRICS 2014]
 - Error Mitigation for Intermittent DRAM Failures [SIGMETRICS 2014]
- Memory Performance
 - The Dirty-Block Index [ISCA 2014]
 - DRAM Refresh-Access Parallelization [HPCA 2014]
 - The Blacklisting Memory Scheduler [ICCD 2014]
 - Exploiting Read-Write Disparity in Caches [HPCA 2014]

SAFARI

Some New Ideas in Memory System Design for Data-Intensive Computing

Onur Mutlu onur@cmu.edu

September 4, 2014

ISTC-CC Retreat



SAFARI

Backup Slides

The Dirty-Block Index

The Dirty-Block Index ISCA 2014

Vivek Seshadri

Abhishek Bhowmick • Onur Mutlu Phillip B. Gibbons • Michael A. Kozuch • Todd C. Mowry



Carnegie Mellon



Mismatch: Representation and Query

Sorted by Title



Get all the books written by author X

Mismatch: Representation and Query



Breadth First Search **List all edges** adjacent to vertex 'a'

Mismatch: Representation and Query

Cache Tag Store D D Tag Tag D D Tag Tag D D Tag Tag Dirty Bit ----D Tag

List all dirty blocks of DRAM row R.

> ls block X dirty?

Dirty-Block Index

Cache Tag Store



DBI

List all dirty blocks of DRAM row R.

> ls block X dirty?

Application: DRAM-Aware Writeback

Virtual Write Queue [ISCA 2010], DRAM-Aware Writeback [TR-HPS-2010-2]



2. Row buffer hits are faster and more efficient than row misses

Application: DRAM-Aware Writeback

Virtual Write Queue [ISCA 2010], DRAM-Aware Writeback [TR-HPS-2010-2]

Last-Level Cache

----> Dirty Block

Proactively write back all other dirty blocks from the same DRAM row



Significantly increases the DRAM write row hit rate Get all dirty blocks of DRAM row 'R'

Shortcoming of Block-Oriented Organization

Get all dirty blocks of DRAM row 'R'

Set of blocks co-located in DRAM ~8KB = 128 cache blocks



The Dirty-Block Index (DBI)



1 DRAM-Aware Writeback w/ DBI

Virtual Write Queue [ISCA 2010], DRAM-Aware Writeback [TR-HPS-2010-2]


Many Optimizations

- 1. DRAM-aware writeback
- 2. Bypassing cache lookups
- 3. Reducing ECC overhead
- 4. Efficient cache flushing
- 5. Load balancing memory accesses
- 6. Bulk DMA
- 7. Efficient write scheduling



Many Optimizations

- 1. DRAM-aware writeback
- 2. Bypassing cache lookups
- 3. Reducing ECC overhead



4. Efficient cache fluchi
31% performance over baseline
6% over best previous mechanism
8% cache area reduction

More Information ...

 Vivek Seshadri, Abhishek Bhowmick, <u>Onur Mutlu</u>, Phillip B. Gibbons, Michael A. Kozuch, and Todd C. Mowry, <u>"The Dirty-Block Index"</u> *Proceedings of the <u>41st International Symposium on Computer</u> <u>Architecture</u> (ISCA), Minneapolis, MN, June 2014. <u>Slides (pptx) (pdf)</u> <u>Lightning Session Slides (pptx) (pdf)</u>*

Refresh-Access Parallelization

Refresh Penalty



Refresh delays requests by 100s of ns

Existing Refresh Modes

All-bank refresh in commodity DRAM (DDRx)



Shortcomings of Per-Bank Refresh

- <u>Problem 1</u>: Refreshes to different banks are scheduled in a strict round-robin order
 - The static ordering is hardwired into DRAM chips
 - Refreshes busy banks with many queued requests when other banks are idle
- <u>Key idea</u>: Schedule per-bank refreshes to idle banks opportunistically in a dynamic order

Our First Approach: DARP

• Dynamic Access-Refresh Parallelization (DARP)

- An improved scheduling policy for per-bank refreshes
- Exploits refresh scheduling flexibility in DDR DRAM

• <u>Component 1</u>: Out-of-order per-bank refresh

- Avoids poor static scheduling decisions
- Dynamically issues per-bank refreshes to idle banks

<u>Component 2</u>: Write-Refresh Parallelization

- Avoids refresh interference on latency-critical reads
- Parallelizes refreshes with a batch of writes

Shortcomings of Per-Bank Refresh

<u>Problem 2</u>: Banks that are being refreshed cannot concurrently serve memory requests



Shortcomings of Per-Bank Refresh

- <u>Problem 2</u>: Refreshing banks cannot concurrently serve memory requests
- <u>Key idea</u>: Exploit **subarrays** within a bank to parallelize refreshes and accesses across **subarrays**



Methodology



- **100 workloads**: SPEC CPU2006, STREAM, TPC-C/H, random access
- **System performance metric**: Weighted speedup

Comparison Points

- All-bank refresh [DDR3, LPDDR3, ...]
- Per-bank refresh [LPDDR3]
- Elastic refresh [Stuecheli et al., MICRO '10]:
 - Postpones refreshes by a time delay based on the predicted rank idle time to avoid interference on memory requests
 - Proposed to schedule all-bank refreshes without exploiting per-bank refreshes
 - Cannot parallelize refreshes and accesses within a rank
- Ideal (no refresh)

System Performance



2. Consistent system performance improvement across DRAM densities (within **0.9%, 1.2%, and 3.8%** of ideal)

Energy Efficiency

