

PipeCheck: Verifying Consistency Model Implementations

Daniel Lustig, Caroline Trippel, Michael Pellauer (Intel), and Margaret Martonosi, Princeton University

Motivation

- CPUs are prone to memory reordering bugs which impact both correctness and performance, e.g.:
 - AMD Phenom TLB bug
 - Intel Haswell/Broadwell TSX bug
- Support ISTC-CC Goals:
 - Specialization: need to verify increasingly diverse architectural designs
 - Automation: PipeCheck verification is entirely automated in software
 - Big Data/to the Edge: code and/or data migration assumes memory consistency correctness to guarantee data arrival and readiness conditions

PipeCheck Overview

- Methodology and automated tool for verifying that a microarchitecture correctly implements the memory ordering rules of the specification
- Treat preserved program order (PPO) as a proposition to be verified, rather than simply as an assumption



Background

Rules in a memory consistency model:

1. Preserved Program Order (PPO): the set of orderings en-Second Op. forced by default Load Store

Load

Store

(mfence)

Ex: PPO for Total

Store Order (TSO)

- 2. Fences: used to en- ♂ force orderings not enforced by PPO
- Dependencies

⇒Pass/Fail

Reading writes early, e.g., from a processor's own store buffer

Formalization of memory consistency models is an active research area even today

Litmus Tests

- Most common existing approach for verification
- Example for $Ld \rightarrow Ld$ and St→St reordering:


Core 0 Core 1 (i1) *x = 1 (i1) r1 = *y(i2) *y = 1 (i1) r2 = *xProposed outcome: r1 = 1; r2 = 0

Proposed outcome may be forbidden or permitted, depending on the model:

Memory Model	Proposed Result in above litmus test is:	
SC, TSO:	Forbidden	
ARM, Power:	Permitted	

Unfortunately, testing cannot guarantee 100% coverage

PipeCheck µ-Happens-Before Graphs



- µhb = "microarchitecturally happens before"
- Cycle in μ hb graph \rightarrow the proposed execution is forbidden
- No cycle in μ hb graph \rightarrow the proposed execution is allowed
- Explains why a particular outcome is allowed or forbidden

Verification Approach

- Arch.-level spec determines permitted vs. forbidden
- With µarch-level spec., PipeCheck calculates observable or not

Observa		e Not Observable	
Permitted	OK	OK (μarch stricter than necessary)	
Forbidden	Pipeline bug!!	OK	

Two test categories:


- 1. PPO satisfaction tests: check that all orderings required by PPO table are enforced by pipeline
- 2. Litmus tests: check that there is no execution in which a forbidden test outcome is observed

Verification Results

Tested four real and simulated pipelines specified to be TSO

Pipeline	LoC in µarch model		
5-Stage w/o St. Buf.	37		
5-Stage w/ St. Buf.	67		
gem5 O3	106		
OpenSPARC T2	115		

PipeCheck verification is fast:



Litmus tests highlight discrepancies between arch. and µarch. specs:

Litmus Test	Expected	5-Stage w/o St. Buf	5-Stage w/ St. Buf	gem5 O3	OpenSPARC T2
iwp2.1/amd1	Forbid	•	✓	Observed ²	V
iwp2.2/amd2	Forbid	✓	V	✓	V
iwp2.3a/amd4	Permit	Not obs. ¹	V	✓	V
iwp2.3b	Permit	✓	✓	✓	✓
iwp2.4/amd9	Permit	Not obs. ¹	✓	✓	V
iwp2.5/amd8	Forbid	✓	✓	Observed ²	✓
iwp2.6	Forbid	~	✓	✓	✓
amd3	Permit	Not obs. ¹	✓	✓	✓
amd6	Forbid	~	✓	Observed ²	✓
n1	Permit	Not obs. ¹	✓	✓	✓
n2	Forbid	V	✓	Observed ²	✓
n4	Forbid	V	✓	✓	V
n5	Forbid	V	V	✓	✓
n6	Permit	V	V	✓	✓
n7	Permit	Not obs. ¹	V	✓	V
rwc-unfenced	Permit	Not obs. ¹	~	V	V

- 1: 5-Stage pipeline w/o store buffer is stricter than necessary
- ²: PipeCheck found a bug in the gem5 O3 pipeline (fixed in latest version)

Advanced Techniques

- PipeCheck supports:
 - inter-dependence of coherence and consistency
 - techniques such as speculative load reordering, even when they technically violate the architecturelevel specification
- Full details described in paper

Conclusion

- We define microarchitecture-level happens-before graphs and uses them to verify pipeline implementations agains their architectural memory model specifications
- PipeCheck **tool** performs verification automatically given both specs











