Data Intensive Computing

Dr. Pradeep K. Dubey

Intel Fellow and Fellow of IEEE Director, Parallel Computing Lab Systems and Software Research, Intel Labs

Nov 8^h 2013

Data-data everywhere, not a bit of sense!



Copyright ° 2013 Intel Corporation. All rights reserved

What You Will Hear From Me Today

- Applications of tomorrow will be increasingly about enabling complex analytics real-time
- There is an underlying *common* computational core that will become the key enabler for emerging needs of both HPC and Big Data

Some early results on Xeon/Xeon Phi based systems



Enabling A Data Driven Science

Traditional HPC

Big Data HPC



TRANSFORMING DATA INTO KNOWLEDGE



February 2005 Page 3

February 2005

Recognition, Mining and Synthesis Moves Computers to the Era of

Tera

Pradeep Dubey Senior Principal Engineer, Mana Microprocessor Technology Lat Intel Corporation

[•]The great strength of computers i weakness is that they don't have a – Stephen Cεss, "A Fountain of I

Overview: New Ways to

World data is doubling every three require computing platforms that c

"The great strength of computers is that they can reliably manipulate vast amounts of data very quickly. Their great weakness is that they don't have a clue as to what any of that data actually means." - Stephen Cass, "A Fountain of Knowledge," *IEEE Spectrum*, January 2004

fundamental classes of processing capabilities in order to m implied by this workload convergence. With tera-levels of performance, it should be possible to bring these workloads ations. This would be accurately and the processing capabilities in order to m implied by this workload convergence. With tera-levels of performance, it should be possible to bring these workloads ations. This would be possible to bring these workloads ations.

A New Architectural Paradigm for the Tera Era ... Instead of a chip with a single execution unit, Intel is developing a "many-core" chip architecture (with potentially hundreds of compute threads). Imagine instead of one processor, there are 16, 32, 64, and so on, up to perhaps 256 processor cores on a single die."

level of

he expense of the

load demands s. Instead, we mus

th potentially

nundreds of compute threads). Imagine instead of one processor, there are 10, 32, 04, and so on, up to perhaps 256 processor cores on a single die. The advantage of multiple processors over one big processor is that more data can be



Decomposing Emerging Applications

Data Mining Web Mining Execution Semantic Search Mining Streaming Data Mining **Clustering / Classification** Distributed Data Mining Is it ...? Bayesian Netwo Modeling ent-based Image Retrieval Markov Model (Recognition) Query By Humming **Decision Trees** Video Mining Intrusion Mining Forests of Trees What is ...? **Physical Simulation Neural Networks** Strategy Simulation Probabilistic Networks **Synthesis Audio Synthesis Optimization-based models:** Video/Image Linear/Non-linear/Stochastic What if ...? **Synthesis** Time-series models

Mining or Synthesis Quality Determines Model Goodness

(intel)

Look Inside.[™]



Compute Platform Abstraction

Edge Computing (Clients)

Private data, sensory inputs, streams/feeds immersive 3D graphics utput interactive visualization

> Big Data Analytics (Servers)

Intersection of massive data with massive compute real-time analytics, massive data mining-learning

Architectural Implications Are Radical!

Look Inside.™

Big Data Computing: Opportunity

- Data-driven models are now tractable and usable
 - We are not limited to analytical models any more
 - No need to rely on *heuristics* alone for unknown models
 - Massive data offers new algorithmic opportunities
 - Many traditional compute problems worth revisiting
- Web connectivity significantly speeds up model-training
- Real-time connectivity enables continuous model refinement
 - Poor model is an acceptable starting point
 - Classification accuracy improves over time

Can compute tame the beast of massive, unstructured, dynamic datasets to enable continuous-time simulation and analytics?



What makes it hard and fun 🙂

- Less regular to highly irregular computation
 - Data-movement dominated execution
- Very large working set arising from complex models
 - Often far exceeding small caches in modern processors
- Exploration of compute-communication tradeoff space
 - Communication-avoiding algorithms
- Exploration of relevant approximate algorithm space
 - Trading off lower time-complexity for increased irregularity and space complexity
- Integration of data-management with analytics
- Exploiting growing cores/threads/SIMD and NVM



Multicore Versus Manycore



S = speedup, P = parallel fraction, # of Cores = N, Kn = single thread performance (single core/multicore)



10 10

Next Intel[®] Xeon Phi[™] Processor: Knights Landing



All products, computer systems, dates and figures specified are preliminary based on current expectations, and are subject to change without notice. Designed using Intel's cutting-edge **14nm process**

Not bound by "offloading" bottlenecks *Standalone CPU* or PCIe coprocessor

Leadership compute & memory bandwidth Integrated on-package memory (intel) Look Inside."

Some Recent Results



Encouraging New Results



Notice 🖽

¹³ * See Backup slides 28-30 for benchmark and system details

1D FFT: Segment-Of-Interest Algorithm*



Innovation:

14

- Framework requiring single allto-all communication
- For most factorizations: all factors well-approximated via sparse matrices

Motivation

For big FFT problems running on large clusters, 50%-90% of time can be spent waiting for node-node data transfers.



* A Framework for Low-Communication 1-D FFT", Ping Tak Peter Tang, Jongsoo Park, Daehyun Kim, Vladimir Petrov ; Supercomputing '12 (**Best Paper Award**)



Performance Vs. Accuracy







Approximate Computing Using: Locality Sensitive Hashing*

- Problem: Find nearest neighbors in a high dimensional space
- Known technique for computing approximate nearest neighbors
- Idea: Use "locality sensitive" hash functions to probabilistically aggregate nearby points



Applying LSH: Searching Twitter

- 400 million+ tweets per day
- Response time should be in 10s of ms
- Streaming data, Dynamic updates
- LSH reduces search complexity from O(N) to O(N^{0.5})^[*]
 - Fewer data accesses, but less predictable
 - Super-linear memory requirements $O(N^{1.5})$



ook Inside."

[*] Gionis, A.; Indyk, P., Motwani, R. (1999). , "Similarity Search in High Dimensions via Hashing". Proceedings of the 25th Very Large Database (VLDB) Conference.

$LSH \rightarrow PLSH$: When naïve parallelism is not enough

Primary innovations:

- Manycore-friendly implementation of an irregular algorithm like LSH that is naïvely parallel, but then memory-bound
- A model that predicts for a given platform: # of hash tables and table size for optimal throughput, under accuracy-latency constraints: > Accuracy controlled: $1 - (1 - p^k)^L \ge 1 - \delta$

- Insert-optimized delta-table and merging heuristic
- Almost order-of-magnitude improvement in single-node performance
 - While maintaining the sub-second latency, accuracy of over 90%, and the highly dynamic nature of this application stream



PLSH: Performance*



> Intel[®] Xeon Phi[™] Offload speedup: 1.95x from one card

* "Streaming Similarity Search over one Billion Tweets using Parallel Locality Sensitive Hashing". Narayanan Sundaram, Aizana Turmukhametova (MIT), Nadathur Satish, Todd Mostak (Harvard), Piotr Indyk (MIT), Samuel Madden (MIT), and Pradeep Dubey; To appear at VLDB 2014. System configuration details in "Backup" section.

ook Inside."

Optimization

Notice 🖽

GenBase: A Complex Analytics Benchmark

- Genomics:
 - Consider: 10⁴⁻⁵ gene expressions per sample, up to 10⁸⁻¹⁰ samples (multiple samples/patient)
 - Implies a problem that scales to 10^{2-5} nodes of a large cluster with each node handling 10^{4-5} samples
- GenBase:
 - Combination of DB ops + analytics
 - > Analytics Queries: Regression, Covariance, Biclustering, SVD, Statistics

• Systems:

Systems: R, Postgres + R, Postgres + Madlib, Hadoop, SciDB, SciDB+ Xeon Phi, popular columnar DBMS + UDFs, columnar DBMS + R

In Collaboration with ISTC-Big Data (MIT)



GenBase: Preliminary Results







HARDWARE Multicore Large Clusters Manycore

Coprocessors



Announcing Intel[®] Parallel Computing Centers Co-investing and collaborating to deliver modern parallel applications that are

🗹 Open



- Standard
- Portable
- ☑ Scalable

☑ Greatest long-term return on investment Join us to accelerating the next decade of discovery Open call for Proposals

Submit your collaboration proposals by December 1st at: http://software.intel.com/academic

_ook Inside.™

Summary

- Applications of tomorrow will increasingly be dominated by complex datadriven models
- Analytics will be increasingly complex, real-time, and continuous
- Imminent convergence of HPC with Big Data computing
- Density of manycore platforms, coupled with Locality-Communication-Approximation (LCA)-aware algorithms, will be key to efficiency

We are at an unprecedented convergence of massive compute with massive data ... This confluence will have a lasting impact on both how we do computing and what computing can do for us!

Legal Information

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Intel product plans in this presentation do not constitute Intel plan of record product roadmaps. Please contact your Intel representative to obtain Intel's current plan of record product roadmaps.

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel.

Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

All products, computer systems, dates, and figures specified are preliminary based on current expectations, and are subject to change without notice. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: http://www.intel.com/products/processor_number

Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel, Intel Xeon, Intel Xeon Phi, Intel Hadoop Distribution, Intel Cluster Ready, Intel OpenMP, Intel Cilk Plus, Intel Threaded Buildiing blocks, Intel Cluster Studio, Intel Parallel Studio, Intel Coarray Fortran, Intel Math Kernal Library, Intel Enterprise Edition for Lustre Software, Intel Composer, the Intel Xeon Phi logo, the Intel Xeon logo and the Intel Iogo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Intel does not control or audit the design or implementation of third party benchmark data or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmark data are reported and confirm whether the referenced benchmark data are accurate and reflect performance of systems available for purchase.





Back Up



Additional Information Regarding Reported FFT Performance Data

• For benchmark details, refer to:

"Tera-Scale 1D FFT with Low-Communication Algorithm and Intel ® Xeon Phi™ Coprocessors", Jongsoo Park, Ganesh Bikshandi, Karthikeyan Vaidyanathan, Daehyun Kim, Ping Tak Peter Tang, Pradeep Dubey; to appear at Supercomputing '13.

System used: TACC Stampede Cluster

- MPSS: Gold/Update3
- Compiler: 13.1.0 Rev 2.146 Build 20130121
- MPI: 4.1.0.030
- Intel[®] Xeon Phi[™] KNC card : 61c 1.1GHz SE10P
- Host: Intel[®] Xeon[®]: E5-2680 2.7GHz 32GB, DDR3 1.6GHz
- Fabric: Mellanox, FDR IB, 56 Gb/s



Additional Information Regarding Reported QCD Performance Data

• For benchmark details, refer to:

"Lattice QCD on Intel R Xeon Phi coprocessors" Balint Joo (Jefferson Labs), Dhiraj Kalamkar, Karthikeyan Vaidyanathan, Mikhail Smelyanskiy, Kiran Pamnany, Victor Lee, Pradeep Dubey & William Watson (Jefferson Labs); International Super Computing Conference 2013 (ISC'13)

System used: TACC Stampede Cluster

- MPSS version is 2.1.6720-13 and the flash version is 2.1.02.0386.
- Compiler: 13.1.0 Rev 2.146 Build 20130121
- MPI: 4.1.0.030
- Intel[®] Xeon Phi[™] KNC card : 61c 1.1GHz ES2-P/A/X 1750
- Host: Intel[®] Xeon[®]: E5-2680 2.7GHz 32GB, DDR3 1.6GHz
- Fabric: FDR Infiniband, Mellanox ConnectX host adapters with a maximum peak bandwidth of up to 7 GB/s.
- OFED version is v1.0-ofed1.5.4



Additional Information Regarding Reported Hydro Performance Data

• For benchmark details, refer to:

http://www.prace-project.eu/IMG/pdf/porting_and_optimizing_hydro_to_new_platforms.pdf

- System used: Single-node
 - MPSS Version : 2.1.3653-8
 - Intel[®] Xeon Phi[™] KNC Card: Stepping: B0, Board SKU : ES2-P1750
 - Frequency : 1090909 kHz
 - Host: Intel[®] Xeon[®]: CPU E5-2680 0 @ 2.70GHz
 - Compiler: icpc (ICC) 13.1.3 20130607



Additional Information Regarding Reported PLSH Performance Data

• For benchmark details, refer to:

"Streaming Similarity Search over one Billion Tweets using Parallel Locality Sensitive Hashing". Narayanan Sundaram, Aizana Turmukhametova (MIT), Nadathur Satish, Todd Mostak (Harvard), Piotr Indyk (MIT), Samuel Madden (MIT), and Pradeep Dubey; To appear at VLDB 2014.

- System used: Intel Endeavour Cluster
- KNC: MPSS Version : 2.1.6720-15
- Intel[®] Xeon Phi[™] KNC card SKU: C0-7120P/7120X/7120

Total No of Active Cores : 61, Frequency: 1100000 kHz, Card Memory: 16GB GDDR5

- Host: Intel[®] Xeon[®]: E5-2680 0 @ 2.70GHz
- Compiler: icpc version 13.1.1 (gcc version 4.4.6 compatibility)
- MPI: Intel(R) MPI Library for Linux, 64-bit applications, Version 4.1 Build 20130116



Additional Information Regarding Reported GenBase Performance Data

• For benchmark details, refer to:

http://istc-bigdata.org/index.php/genbase-a-benchmark-for-the-genomics-era/

System used: Single-node

- MPSS Version : 2.1.6720-19
- Intel[®] Xeon Phi[™] KNC Card: Board SKU : B1PRQ-5110P/5120D
- Frequency : 1052631 kHz
- Host: Intel[®] Xeon[®]: CPU E5-2620 0 @ 2.00GHz
- Compiler: icpc (ICC) 14.0.0 20130728



Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright °, Intel Corporation. All rights reserved. Intel, the Intel Iogo, Xeon, Xeon Phi, Core, VTune, and Cilk are trademarks of Intel Corporation in the U.S. and other countries.

Optimization Notice

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

