# STAGED MEMORY SCHEDULING

Rachata Ausvarungnirun, Kevin Chang, Lavanya Subramanian, Gabriel H. Loh§, Onur Mutlu (Carnegie Mellon University, §AMD Research)

# **BACKGROUND & PROBLEMS**

### **MEMORY SCHEDULING**



# **OUR SOLUTION**

#### **KEY INSIGHTS**

Three key functions of a memory scheduler

- Maximize row buffer hits
- Minimize interference across applications
- Satisfy DRAM timing constraints

Maximize bandwidth utilization **GOALS: Provide high throughput and fairness** 

# **CPU-GPU HETEROGENEOUS SYSTEM**



**Key observation:** Memory controller does not have to perform all three at once

**Our key idea:** Decouple these tasks and distribute them across simpler HW stages

# **STAGED MEMORY SCHEDULING**

**1** Batch requests to the same row together



**1. Shortest Job First: throughput oriented** 

2. Round Robin: fairness oriented

**Problem with large buffer:** 

- A large buffer requires more complicated logic to:
  - Analyze memory requests
  - Analyze application characteristics
  - Assign and enforce priorities
- This leads to high complexity, high power, large die area

# **KEY RESULTS**

#### **3** Schedule requests from an already scheduled order



### **METHODOLOGY**

- 16 OoO CPU cores 1 GPU (AMD Radeon 5870)
- **DDR3-1600 DRAM**

Workloads:

Intel Science & Technology Center for Cloud Computing

- CPU: SPEC 2006
- GPU: Recent games and GPU Benchmarks

## **PERFORMANCE & FAIRNESS**





#### Varying the importance of the GPU

#### COMPLEXITY

- **Compared to a row-hit first scheduler** 
  - 66% less area
  - 46% less static power

