Analyzing and Optimizing GPU Communication and Computation Wenhao Jia (Princeton Univ), Kelly A. Shaw (Univ of Richmond), Margaret Martonosi (Princeton Univ)

Automated GPU Design Space Exploration

Reference: Stargazer: Automated Regression-Based GPU Design Space Exploration, Wenhao Jia, Kelly A. Shaw, and Margaret Martonosi, *ISPASS 2012*

Observation: Designing GPUs involves discerning relative importance and potential interactions of many design options, which is difficult even just for small design spaces.



A 3-parameter matrix multiply design space is full of

Optimizing GPU Cache Utility

Reference: Charactering and Improving the Use of Demand-Fetched Caches in GPUs, Wenhao Jia, Kelly A. Shaw, and Margaret Martonosi, *Intl. Conf. Supercomputing 2012*

Observation: GPU caches have unpredictable and even detrimental performance impact. **Rodinia benchmark suite, NVIDIA Tesla C2070**



Class I kernels: Texture/constant loads only, requests don't use L1 caches Class II kernels: Mainly use shared memory, limited benefits from caching Class III kernels: Use DRAM and thus caches frequently, but see <u>large and unpredictable</u> performance variations from caching

Our Work:

• Automate GPU cache payoff analysis.

• Guide per-instruction GPU cache configuration.

nonlinear parameter interactions.

Our Work: Build GPU performance models from random design samples using automated parameter selection that can account for parameter pair interactions.



Method: A stepwise algorithm automatically selects key design parameters and significant parameter interactions to build performance models with only relevant terms.



Analysis 1: Cache hit rate is a poor predictor of performance payoff.

Analysis 2: Cache-induced memory traffic reduction is a better performance predictor.



Result 1: We propose a GPU memory access locality taxonomy, which directly links memory access patterns to cache utility and performance impact.



Results: Our method automatically and efficiently reveals the relative importance of different design options for a 1 million-point design space in GPGPU-Sim.



Conclusions:

- Regression methods can automatically and accurately model complex trade-offs in GPU design spaces.
- 4 orders of magnitude reduction in design space evaluation time with less than 1.1% average error.

```
coalesced, no caching needed short-term caching needed different points in time;
longer-term, difficult to cache
```

Result 2: Based on the taxonomy, a compile-time algorithm can intelligently enable or disable caching on a per-instruction basis to improve performance.

- Step 1: Compute load addresses of load instructions
- Step 2: Estimate cache-on and cache-off traffic
- Step 3: Decide whether to cache for each instruction based on cache-on traffic vs. cache-off traffic.

of	Load Inst	Expr	Requested Memory Addresses (Byte)				Cache-on	Cache-off	Cache?
			Warp 0	Warp 1		Warp 8	Traffic	Traffic	
for on	A[index / 32]	tid / 32	0-3	4-7		28-31	128 B	32 × 8 = 256 B	Y
	B[index * 32]	tid * 32	0-3 32-35 	1024-1027 		8196-8199 	128 × 256 = 32 KB	32 × 256 = 8 KB	Ν
	C[y]	\sim							Ν

In real-system evaluation with an NVIDIA Tesla C2070, this algorithm improves the average benefit of caching from 5.8% to 18%.



Cache always off Cache always on Our Approach: Conserv Our Approach: Aggress

Conclusions:

- Conserving memory bandwidth instead of hiding latency is GPU caches' main purpose.
- A locality-based taxonomy helps programmers and tools predict GPU cache utility.
- A compile-time caching control algorithm improves the benefit of caching by 3X.





